REMARKS

In the Action dated March 2, 2001, the Examiner has sustained his rejection of Claims 1-18 under 35 U.S.C. § 102(e) as being anticipated by Gates, U.S. Patent No. 5,701,409. That rejection is respectfully traversed.

In his Action the Examiner notes that Claims 1-18 have been amended to specifically recite the utilization of analog voltages and this feature has been argued by the Applicant. In response to this argument the Examiner states a belief that Gates discloses analog voltages as evidenced by the transition state in the digital voltage wave forms depicted within **Figures 2 and 4** of Gates. Further, the Examiner states a belief that "all voltage in common practice is analog."

Applicant respectfully disagrees with the Examiner and notes that despite the Examiner's belief that all voltage is analog, the terms "digital" and "analog" are specific terms of art which have specific and definite meaning which may not be altered by the Examiner in an effort to apply a prior art which is clearly inapplicable.

As set forth within the Microsoft Press Computer Dictionary, Third Edition, "analog" is defined as "pertaining to or being a device or signal having the property of continuously varying in strength or quantity, such as voltage or audio." In clear and direct contrast, digital is defined within the aforementioned Microsoft Press Computer Dictionary as "in computing, analogous to binary because the computers familiar to most people process information coded as combinations of binary digits". Similarly, "digital computer" is defined as being "based on two states, logical 'on' and 'off,' represented by two voltage levels, arrangements of which are used to represent all types of information . . . ." Applicant has enclosed copies of the aforementioned definitions from the Microsoft Press Computer Dictionary for use by the Examiner.

Further, even assuming for argument sake that the Examiner's position with respect to the

fact that all voltage is analog, nothing within Gates shows or suggests in any way the creation of an analog signal which is "representative of said specific hardware fault" as set forth within the claims of the present application. The mere presence of a voltage level within Gates which does not constitute a logical "one" or "zero" fails to show or suggest in any way the creation of an analog voltage signal which is representative of a specified hardware fault as required by the present claims.

In the event the Examiner desires to sustain this rejection, Applicant respectfully requests the courtesy of a telephonic conference between the undersigned attorney, the Examiner and the Examiner's supervisor in order to discuss what Applicant believes to be the inappropriate nature of this rejection and the likelihood of such rejection being sustained before the Board of Patent Appeals and Interferences. In the event the Examiner declines to schedule such conference, Applicant will attempt to schedule a conference in response to receipt of an Advisory Action which sustains the present rejection.

Neither fee nor extension of time are believed to be required. However, in the event any extension of time is necessary, that extension is respectfully requested. Please charge any required fees to IBM Corporation Deposit Account No. 09-0449.

Respectfully submitted,

Andrew J. Dillon
Registration No. 29,634
BRACEWELL & PATTERSON, L.L.P.
Suite 350 Lakewood on the Park
7600B North Capital of Texas Highway
Austin, Texas 78731-1168
(512) 343-6116

ATTORNEY FOR APPLICANT(S)